Abstract: A digital signal processor (DSP)-based phaselocked loop (PLL)-controlled highfrequency induction heating system is described. The rectifier and insulated gate bipolar transistor (IGBT) inverter are controlled by a TMS320F240 DSP system, which has the hardware feature of providing a dead-band delay independent of the frequency of operation. This feature, together with the high speed of the DSP, allows the use of zero current resonant switching at a high power factor for frequencies up to 100 kHz. Resonant operation of the inverter is maintained by a simple digital PLL scheme implemented on the DSP. The frequency converter enables safe operation at all load conditions with digital overcurrent, overvoltage and overtemperature protection features. The costeffective system described is operated successfully at outputs up to 19.8 kW at 72 kHz and 500 V.
Introduction
High-frequency induction heating furnaces are widely used in applications such as surface hardening, welding, metal to plastic or metal to glass bonding and curing. The higher efficiency, very short heating times and local heating capabilities of induction heaters have made them superior to other heating devices. With the latest advances in power semiconductor switching devices and microprocessors, high-frequency induction heating power supplies are now more reliable and cost-effective and have higher performances [1] [2] [3] [4] . In [4] a pulse amplitude modulated voltage source, series load resonant inverter has been developed using high-power static induction transistors (SITs), which operates at a load-adaptive tuned operating frequency that is slightly higher than the series resonant frequency in order to achieve zero-voltage soft-switching commutation. A phaselocked loop integrated circuit (PLL-IC) is used to provide load resonant operation based on the phaselocked loop principle. Due to the difference between the switching frequency and the load resonant frequency, the power factor has been degraded by 5% and oscillations are observed at the switching instants. Moreover with this method the delay between the inverter output voltage and current waveforms cannot be maintained at the same level at all frequencies due to the change in component characteristics with frequency. In [1] , a half-bridge inverter circuit with seriesparallel resonance is described which does not use an impedance matching transformer. Series and parallel compensating capacitors are used to reduce the reactive loading of the workpiece and also to increase the load current with respect to the inverter current. However, the method is valid for coil inductance values less than twice the total series stray inductance in the circuit. Another disadvantage is the use of an extra capacitor, which is expensive at the frequencies in question. A comparison of series and parallel inverter systems [5] has revealed that the voltage source series resonant inverter offers better overall performance than the parallel resonant counterpart with respect to converter utilisation. Considering the results of this comparison, the series resonant inverter topology has been adopted in this project.
In this paper digital signal processor (DSP)-based PLL control scheme is presented in which the phase difference between the inverter voltage and current is minimised and made independent of the operating frequency. The hardware dead-band feature of the DSP is used, in conjunction with software-based PLL control, to achieve precise zerocurrent switching operation so that the di/dt stresses on the insulated gate bipolar transistors (IGBTs) are minimised and switching occurs with negligible oscillations. The DSPbased digital control approach enables easy implementation of various monitoring and protection functions, in addition to the built-in dead-band feature. Furthermore, a digital implementation of the PLL scheme is more reliable than an analogue implementation, where changing component characteristics may degrade performance in time. Moreover, in analogue implementations of PLL control the dead-band time may vary with operating frequency, which then degrades the power factor.
The design and constructional features of the whole system are presented in this paper. Experimental work has been carried out on the induction heating system to measure the operational performance under various loading conditions. Experimental results indicate that the system operates successfully with a power factor very close to unity. A simulation model has been developed using Simulink, which has been used to analyse and design the PLL control system. A mathematical model of the system has also been developed in discrete time, with which the stability of the system can be assessed.
System description
The general layout of the frequency converter is shown in Fig. 1 , where it may be seen that the output power is controlled by a three-phase controlled rectifier and that the inverter is of the voltage-fed load resonant type. High-speed IGBTs with fast anti-parallel diodes are used in the inverter. RC snubbers are used to reduce the dv/dt stresses on the IGBTs. A high-frequency impedance matching transformer with a turns ratio of 5/1 has been designed and constructed with an amorphous core on which the primary and secondary coils are wound using Litz wire, and this is used to isolate and match the impedances of the converter and the induction heating coil. The induction heating coil and the impedance matching transformer are water cooled. A high-frequency compensating capacitor of value C s ¼ 1 mF (500 kHz, 600 V) is connected in series with the coil (L s ). The inverter output voltage and the capacitor voltage are measured by means of high-frequency voltage transducers to provide the necessary inputs to the DSP for PLL control. The inverter and coil currents are also measured to track the load resonant operation and also to measure the efficiency of the converter and of the impedance matching transformer.
DSP-based PLL control system

Control system description
A simple DSP-based PLL control algorithm has been developed in which the dead-band delay is provided by the special hardware feature of the TMS320F240 DSP system. The digital implementation of PLL maintains resonant operation over a wide range of frequencies from 50 to 100 kHz. A block diagram of the PLL system is shown in Fig. 2 . The capacitor voltage v c and the inverter output voltage v i are measured with high-frequency voltage transducers with negligible delay and the zero crossings of these voltages are detected and compared in an XOR gate, as shown in Fig 3. The output of the XOR gate is filtered to yield a DC voltage (x f ) proportional to the phase difference between the inverter and capacitor voltages. This voltage is isolated optically and applied to the analogue input of the DSP, where digital implementation of the PLL scheme is then realised. The flowchart of the PLL control algorithm is shown in Fig. 4 . The voltage input to the DSP, which is proportional to the phase difference between the inverter output and the capacitor voltages, is compared with a value corresponding to 90 degrees and the switching frequency is adjusted so that this difference is made zero. When this condition is achieved, the capacitor and the inverter voltages are in quadrature, which ensures that the inverter voltage and current are in phase.
The pulse width modulated (PWM) outputs of the DSP are used to generate switching pulses for the inverter IGBTs. The PWM periods determined by the PLL algorithm are loaded into the timer control register T1CON, which then starts generation of the PWM 3-ph supply 3-ph controlled rectifier calculate new inverter period switching pulses. The dead-band delay between the switching instants of the IGBTs on the same leg of the inverter is provided by the dead-band control register DBTCON, which is set at 0.8 ms. This delay is adjusted by the special hardware feature of the DSP, and is independent of the processing delays. This feature of the DSP maintains a constant delay at all frequencies, which is not possible in analogue circuit implementations of PLL control due to the variation of component characteristics with frequency (particularly in the high-frequency range). The DSP operates at a speed of 20 MIPS, which makes it possible to control the system up to 100 kHz.
During experimentation, a lower frequency limit of 50 kHz and an upper frequency limit of 100 kHz were set on the control system so that the operating frequency could never exceed these limits accidentally. The switching signals are isolated and amplified before they are applied to the gates of the IGBTs using a signal conditioning circuit.
Mathematical model
An approximate discrete-time model of the system was found to be useful in designing the control system. Referring to Fig. 4 , the PLL control is implemented in discrete-time by the following equation:
which corresponds to integral action.
In (1) T is the inverter voltage period (represented by T c in digital form in Fig. 4 ), K c is the integral gain (represented by K cD ) and e is the error in phase difference (represented by e D ) defined as
where x f is the average value of the normalised LP filter output (Fig. 5) .
Normalisation here refers to a scaling such that the maximum is unity (corresponding to 100% duty ratio of the XOR output). Note that the period of the VCO output (T) is updated instead of its frequency. This is found to be more convenient since the inverter control program (dead band) requires period information directly. Now, it is clear that x f can be expressed in the steady state in terms of the phase difference f as
where u f is the average value of the LP filter input.
However
where t f ¼ R f C f is the time constant of the filter. Note that in (4) u f is a function of the frequency of the inverter voltage (or its period) through the phase difference f. Considering the steady state operation of the resonant load of the inverter, the following relationship can be obtained between f and T:
; L s is the inductance of the heating coil and R l is its equivalent resistance.
It is assumed that the relationship (5) is approximately valid during transient operation in which the period T changes slowly. Furthermore, (5) is obtained by assuming that the inverter output voltage is purely sinusoidal.
Equation (4) can be discretised as follows:
where a ¼ e
and T s is the control sampling time. Using (1), (2) and (6) the closed-loop system equation is obtained as
Equations (6) and (7) are non-linear, since f is a non-linear function of T(k). These equations can be linearised easily by linearising (5) around the operating point, where the inverter frequency is equal to the resonant frequency of the load, to give (see Appendix, Section 7)
where T 0 is the inverter period at the operating point.
With the following definitions of perturbation variables: where t r ¼ R l C s . Applying Jury's stability test [6] to (10), the following range of gain for stability is obtained:
System modelling and simulation
At the design stage of the induction heating system, a simulation model of the converter and the load was developed using the SIMULINK package to estimate the turns ratio of the impedance matching transformer, the compensating capacitor value and the IGBT ratings, as well as the controller gain. The simulation model is shown in Fig. 6 . The system parameters are L sp ¼ 122 mH, C sp ¼ 0.04 mF, R lp ¼ 11.1 O (referred to the primary side of the impedance matching transformer), T s ¼ 200 ms, and t f ¼ 68 ms. Note that this model does not simulate the PLL control algorithm as in the actual practical implementation, with the period T as the output of the VCO (software version). Instead, the frequency of the VCO output in this model is controlled by the VCO input. However, the behaviours resulting from the two approaches are expected to be similar for sufficiently small deviations around the operating point. An equivalent gain of K c ¼ 5.0 ms has been used in the simulations, which is the value that corresponds to the gain used in the experimental system. Note that the theoretical limit for the gain from (11) is K c o9.8 ms.
Referring to Fig. 6 the capacitor and inverter voltages are passed through relays, which represent zero-crossing detectors (ZCD), the outputs of which are applied to the inputs of the XOR. The lowpass filter (LPF) output is compared with the reference value of 0.5 and the error is sampled by a first-order sample-and-hold, which represents the analogue-to-digital conversion operation. The discrete-time integrator implements the integral controller. The VCO output in this simulation is the square wave inverter output voltage, which is applied to the resonant load model. The rate limiter adjusts the rate of change of the inverter voltage during switches to practical values. Fig. 7 shows sample simulation results for steady-state and transient operation of the system. In the transient test case, it is assumed that there are ramp changes in the inductance and the resistance of the coil from 90 mH to 72 mH, and from 10 O to 8 O, respectively (Section 4). This emulates a transient test on the actual system in which the workpiece is pulled out by almost 20%. In Fig. 7c it can be observed that the PLL control strategy keeps the coil current in phase with the inverter voltage under all operating conditions.
Experimental results
An experimental prototype of the proposed system has been set up using a Fuji IPM inverter module (7MBP 100RA-120), with short-circuit, overcurrent, overtemperature and undervoltage protection logic. The system has been operated at an output power of 19.8 kW, an operating frequency of 72 kHz and an input voltage of 500 V. The inverter output voltage and current, and the capacitor voltage are presented in Figs 8 and 9. In Fig. 8c IGBT collector-emitter voltages have been measured at 400 V, which is the maximum range of the oscilloscope. The output voltages of the PLL circuit (XOR and LP filter outputs) were also measured and are presented in Fig. 10 . A transient test has been performed at a lower power of simulation results reveals that the system design based on the simulation model closely follows the predicted behaviour. Referring to Fig. 8a , (i), it can be observed that the inverter switches at exactly zero current which ensures unity power factor. This also means that switching losses are minimised as a result of zero current switching. Hence, in efficiency calculations the switching losses can be neglected and an estimate of the overall efficiency of the inverter based on conduction losses only can be obtained, using
as 98.9%. In (12) V CE,sat represents the saturation voltage of the IGBTs. Fig. 8a , (ii) displays the inverter current and voltage on a much smaller time scale and shows that the current and voltage waveforms are exactly in phase. It may also be noted that the inverter switches in 1.2 ms. Furthermore, the inverter voltage exhibits no oscillations during switching intervals. This is the result of zero-current switching and the very small leakage inductance of the impedance matching transformer. The IGBT collector-emitter voltages (for IGBTs on the same inverter leg) on a narrow time scale are shown in Fig. 8c , where it is also clear that the IGBTs switch in about 0.8 ms, which is consistent with Fig. 8b . Note that the IGBTs on the same leg switch almost simultaneously without giving rise to shoot-through, which is again a result of zero-current switching. Fig. 8b shows that the inverter and capacitor voltages are phaseshifted by 901, which demonstrates that the PLL scheme operates successfully. The effect of increasing the dead-band duration on the inverter output voltage is illustrated in Fig. 9 , where the dead-band is adjusted to 1.2 ms. The oscillations in the voltage during the switching intervals are the result of the feedback diodes trying to turn on as the load current reverses direction when the outgoing transistors are turned off. During this transition period, the incoming transistors remain off due to the increased dead-band. It is evident that such oscillations give rise to extra losses. Therefore, it can be concluded that the deadband duration is very critical in zero-current switching applications.
Conclusions
A DSP-based PLL-controlled induction heating system has been described in which zero-current switching of the IGBTs and operation at unity power factor with negligible oscillations on the inverter voltage are achieved through a software-based PLL control scheme using a DSP which has a hardware dead-band feature. The proposed DSP-based PLL controller is more flexible and precise than conventional analogue PLL controllers, allowing easy modification of control parameters (such as dead-band time and controller gain) via software, whereas in analogue implementations, which require hardware changes, these modifications would be far more difficult. The dead-band delay can be kept constant at any predefined value, independent of the operating frequency, using the built-in dead-band circuitry. Experimental results reveal that the PLL control scheme operates precisely as designed and no phase delay was observed between the inverter output voltage and current. Transient tests on the system have shown that after a disturbance the PLL control system brings the system back to unity power factor operation within a time of 50 ms.
System parameters such as the turns ratio of the impedance matching transformer, compensating capacitor value and IGBT ratings, as well as controller gain were obtained from a simulation model. Agreement between predicted simulation results and experimental results have validated the design.
The use of a DSP-based control system has the added advantage that different control schemes requiring different heating periods and different adaptations of the induction heating system can be implemented with modifications to the software alone and no changes to the hardware.
